tianyi
/
SHD-CacheAttackLab
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
6 Commits 1 Branch 0 Tags 152 KiB
C 80.4%
Python 12.1%
Makefile 7.5%
Go to file
Yuheng Yang 59f487a2b4 fix inconsistent comments & discussion questions 2024-06-05 13:11:31 -04:00
Bonus-DeadDrop 2024 release 2024-02-07 09:23:56 -05:00
Part1-Timing 2024 release 2024-02-07 09:23:56 -05:00
Part2-FlushReload fix inconsistent comments & discussion questions 2024-06-05 13:11:31 -04:00
Part3-PrimeProbe 2024 release 2024-02-07 09:23:56 -05:00
.gitignore 2024 release 2024-02-07 09:23:56 -05:00
LICENSE Added license 2023-01-31 15:19:24 -05:00
README.md 2024 release 2024-02-07 09:23:56 -05:00
cpu.mk Initial cache attack lab commit 2023-01-31 15:19:02 -05:00
report.md fix inconsistent comments & discussion questions 2024-06-05 13:11:31 -04:00

README.md

Hands-On Hardware Side Channels Lab

This repository contains all the starting code you will need for the lab.

Starting the Lab

As stated on the lab handout, you must first change the SENDER_CPU and RECEIVER_CPU variables in the cpu.mk to your assigned CPUs. Double check that you have set these values correctly.

After completing these steps, you are now ready to start the lab. Good luck!