tianyi
/
MIPS_Processor
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

ignored *.dcp

This commit is contained in:
ClF3 2024-07-01 17:21:22 +08:00
parent 27ff56bd0e
commit a06e4e1d56
3 changed files with 0 additions and 31 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.gitignore vendored
View File

@ -1,2 +1 @@
*.dcp *.dcp
utils_1/imports/synth_1/test_cpu.dcp

30
sources_1/imports/single-cycle/test_cpu.v
View File

@ -1,30 +0,0 @@
module test_cpu();
reg reset ;
reg clk ;
wire MemRead ;
wire MemWrite ;
wire [31:0] MemBus_Address ;
wire [31:0] MemBus_Write_Data ;
wire [31:0] Device_Read_Data ;
CPU cpu1(
.reset (reset ),
.clk (clk ),
.MemBus_Address (MemBus_Address ),
.Device_Read_Data (Device_Read_Data ),
.MemBus_Write_Data (MemBus_Write_Data ),
.MemRead (MemRead ),
.MemWrite (MemWrite )
);
initial begin
reset = 1;
clk = 1;
#100 reset = 0;
end
always #50 clk = ~clk;
endmodule

BIN
utils_1/imports/synth_1/test_cpu.dcp
View File

Binary file not shown.