39 lines
1.5 KiB
Markdown
39 lines
1.5 KiB
Markdown
## 1-1
|
|
|
|
**Fill in the blanks in the following table using the information you gathered about the cache configuration of the lab machine.**
|
|
|
|
| Cache | Cache Line Size | Total Size | Associativity | Number of Sets | Raw Latency |
|
|
| ----- | --------------- | ---------- | ------------- | -------------- | ----------- |
|
|
| L1-D | 64 | | | | |
|
|
| L2 | | | | | |
|
|
| L3 | | | | | |
|
|
|
|
## 1-3
|
|
|
|
**After completing your code, generate the histogram pdf file and include it in the lab report.**
|
|
|
|
<!--  -->
|
|
|
|
## 1-4
|
|
|
|
**Based on the generated histogram, report two thresholds, one to distinguish between L2 and L3 latency and the other to distinguish between L3 and DRAM latency.**
|
|
|
|
L2-L3 threshold:
|
|
|
|
L3-DRAM threshold:
|
|
|
|
## 2-2
|
|
|
|
**If the victim want to read the kth byte of a file, where k is a secret, how can he/she avoid leaking the secret to the attacker?**
|
|
|
|
## 3-1
|
|
|
|
**Given a 64-bit virtual address, fill in the table below.**
|
|
|
|
| Page Size | 4KB | 2MB |
|
|
| ------------------------------------- | ------- | ------- |
|
|
| Page Offset Bits | | |
|
|
| Page Number Bits | | |
|
|
| L2 Set Index Bits | | |
|
|
| L2 Set Index Bits Fully Under Control | | |
|